

PATENT
Infineon Ref. No. : 2003P50139US
Atty. Dkt. No. INFN/0014

IN THE CLAIMS:

Please cancel claims 12, 19-20, 24, 30 and 39 without prejudice, and amend the claims as follows:

1. (Currently Amended) An array of magnetoresistive random access memory (MRAM) cells disposed on a substrate at intersections of ~~global~~ local bit lines and global word lines, comprising:

a plurality of local bit lines, each local bit line electrically coupled to at least one MRAM cell;

a plurality of switches, each switch selectively connecting a global bit line to at least one local bit line; and

a plurality of select lines, each select line having a first terminal coupled to a control input of one of the switches and a second terminal coupled to a controller of read and write operations of an MRAM device comprising at least one said array, wherein

the local bit lines comprise stacked local bit lines electrically coupled to each other and to the switch selectively connecting the stacked local bit lines to the global bit line.

one stacked bit line is magnetically coupled to the global bit line, and the remaining stacked local bit lines are each magnetically coupled to a separate global bit line of the MRAM device.

2. (Original) The array of claim 1 wherein, during a read operation, the switches connect the global bit line to the local bit line coupled to the selected MRAM cell.

3. (Currently Amended) The array of claim 1 wherein, during a read operation, the switches disconnect the global bit line from ~~the~~ stacks of local bit lines other than ~~the~~ a stack of local bit lines including a local bit line coupled to the selected MRAM cell.

PATENT
Infineon Ref. No. : 2003P50139US
Atty. Dkt. No. INFN/0014

4. (Original) The array of claim 1 wherein, during a write operation, the switches disconnect the global bit line from the local bit lines coupled to the non-selected MRAM cells.
5. (Original) The array of claim 1 wherein the switch comprises a field effect transistor.
6. (Original) The array of claim 1 wherein each MRAM cell comprises a magnetic tunnel junction having a free magnetic layer and a reference magnetic layer where one of the layers is coupled to the local bit line and the other layer is coupled to the global word line.
7. (Original) The array of claim 1 wherein, at the intersections, the global word lines are disposed closer to the substrate than the global and local bit lines.
8. (Currently Amended) ~~The array of claim 1~~ An array of magnetoresistive random access memory (MRAM) cells disposed on a substrate at intersections of local bit lines and global word lines, comprising:
a plurality of local bit lines, each local bit line electrically coupled to at least one MRAM cell;
a plurality of switches, each switch selectively connecting a global bit line to at least one local bit line; and
a plurality of select lines, each select line having a first terminal coupled to a control input of one of the switches and a second terminal coupled to a controller of read and write operations of an MRAM device comprising at least one said array;
wherein, at the intersections, the global and local bit lines are disposed closer to the substrate than the global word lines.
9. (Original) The array of claim 1 wherein the coupled global and local bit lines run parallel one another.

PATENT
Infineon Ref. No. : 2003P50139US
Atty. Dkt. No. INFN/0014

10. (Original) The array of claim 1 wherein the coupled global and local bit lines run one above another.
11. (Original) The array of claim 1 wherein the coupled global and local bit lines are separated by a dielectric layer disposed between the lines.
12. (Cancelled)
13. (Currently Amended) A method of fabricating a magnetoresistive random access memory (MRAM) device on a substrate, comprising:
forming at least one array of MRAM cells comprising:
a plurality of local bit lines, each local bit line intersecting a global word line and electrically coupled to at least one MRAM cell;
a plurality of switches, each switch connecting a global bit line to at least one local bit line or disconnecting the global bit line from the at least one local bit line; and
a plurality of select lines, each select line having a first terminal coupled to a control input of one of the switches;
wherein, at the intersections, the global and local bit lines are disposed closer to the substrate than the global word lines; and
coupling second terminals of the select lines to a controller of read and write operations of the MRAM device.
14. (Original) The method of claim 13 wherein, during a read operation, the switches connect the global bit line to the local bit line coupled to the selected MRAM cell.
15. (Original) The method of claim 13 wherein, during a read operation, the switches disconnect the global bit line from the local bit lines other than the local bit line coupled to the selected MRAM cell.

PATENT
Infineon Ref. No. : 2003P50139US
Atty. Dkt. No. INFN/0014

16. (Original) The method of claim 13 wherein, during a write operation, the switches disconnect the global bit line from the local bit lines coupled to the non-selected MRAM cells.

17. (Original) The method of claim 13 wherein the switch comprises a field effect transistor.

18. (Original) The method of claim 13 wherein each MRAM cell comprises a magnetic tunnel junction having a free magnetic layer and a reference magnetic layer where one of the layers is coupled to the local bit line and the other layer is coupled to the global word line.

19-20. (Cancelled)

21. (Currently Amended) The method of claim 13 wherein the coupled global and local bit lines run parallel to one another.

22. (Original) The method of claim 13 wherein the coupled global and local bit lines run one above another.

23. (Original) The method of claim 13 wherein the coupled global and local bit lines are separated by a dielectric layer disposed between the lines.

24. (Cancelled)

25. (Currently Amended) A magnetoresistive random access memory (MRAM) device, comprising at least one array of MRAM cells formed on a substrate, the array comprising:

a plurality of local bit lines, each local bit line electrically coupled to at least one MRAM cell;

PATENT
Infineon Ref. No. : 2003P50139US
Atty. Dkt. No. INFN/0014

a plurality of switches, each switch connecting a global bit line to at least one local bit line or disconnecting the global bit line from the at least one local bit ~~[[local]]~~ line; and

a plurality of select lines, each select line having a first terminal coupled to a control input of one of the switches, wherein

the local bit lines comprise stacked local bit lines electrically coupled to each other and to the switch selectively connecting the stacked local bit lines to the global bit line,

one stacked bit line is magnetically coupled to the global bit line, and

the remaining stacked local bit lines are each magnetically coupled to a separate global bit line of the MRAM device; and

a controller of read and write operations coupled to second terminals of the select lines.

26. (Original) The MRAM device of claim 25 wherein, during a read operation, the switches connect the global bit line to the local bit line coupled to the selected MRAM cell.

27. (Currently Amended) The MRAM device of claim 25 wherein, during a read operation, the switches disconnect the global bit line from ~~the~~ stacks of local bit lines other than ~~the~~ a stack of local bit lines including a local bit line coupled to the selected MRAM cell.

28. (Original) The MRAM device of claim 25 wherein, during a write operation, the switches disconnect the global bit line from the local bit lines coupled to the non-selected MRAM cells.

29. (Original) The MRAM device of claim 25 wherein the switch comprises a field effect transistor.

30. (Cancelled)

PATENT
Infineon Ref. No. : 2003P50139US
Atty. Dkt. No. INFN/0014

31. (Original) A method of increasing a signal-to-noise ratio of a magnetoresistive random access memory (MRAM) device during read and write operations, comprising:

segmenting a global bit line using a plurality of local bit lines, a plurality of switches, and a plurality of select lines, each select line having a first terminal coupled to a control input of one of the switches, wherein each local bit line is coupled to at least one MRAM cell, each switch connects a global bit line to at least one local bit line or disconnects the global bit line from the at least one bit local bit line; and

setting the switches using a controller of the read and write operations coupled to second terminals of the select lines.

32. (Original) The method of claim 31 wherein, during a read operation, the switches connect the global bit line to the local bit line coupled to the selected MRAM cell.

33. (Original) The method of claim 31 wherein, during a read operation, the switches disconnect the global bit line from the local bit lines other than the local bit line coupled to the selected MRAM cell.

34. (Original) The method of claim 31 wherein, during a write operation, the switches disconnect the global bit line from the local bit lines coupled to the non-selected MRAM cells.

35. (Original) The method of claim 31 wherein the switch comprises a field effect transistor.

36. (Original) The method of claim 31 comprising stacked local bit lines, wherein:
the stacked local bit lines are electrically coupled to each other and to the switch selectively connecting the lines to the global bit line;
one stacked bit line is magnetically coupled to the global bit line; and

PATENT
Infineon Ref. No.: 2003P50139US
Atty. Dkt. No. INFN/0014

the remaining stacked local bit lines are each magnetically coupled to a separate global bit line of the MRAM device.

37. (Currently Amended) A magnetoresistive random access memory (MRAM) device, comprising:

(a) a global bit line;

(b) a plurality of cell groups, each cell group comprising at least one MRAM cell formed at an intersection between a local bit line and a global word line; and

(c) a switch for each cell group configured to selectively connect and disconnect the respective cell group from the global bit line;

wherein, during a read operation, the switches disconnect the global bit line from the local bit lines other than the local bit line coupled to the selected MRAM cell.

38. (Original) The MRAM device of claim 37 wherein at least one cell group comprises at least one MRAM cell connected by a local bit line, and wherein the local bit line is connected to a terminal of the respective switch.

39. (Cancelled)

40. (Original) The MRAM device of claim 37 wherein, during a write operation, the switches disconnect the global bit line from the local bit lines coupled to the non-selected MRAM cells.

41. (Original) The MRAM device of claim 37 wherein the switch comprises a field effect transistor.

42. (Original) The MRAM device of claim 37 wherein each MRAM cell comprises a magnetic tunnel junction having a free magnetic layer and a reference magnetic layer where one of the layers is coupled to the local bit line and the other layer is coupled to the global word line.

PATENT
Infineon Ref. No. : 2003P50139US
Atty. Dkt. No. INFN/0014

43. (Original) The MRAM device of claim 37 wherein, at the intersections, the global word lines are disposed closer to the substrate than the global and local bit lines.

44. (Original) The MRAM device of claim 37 wherein, at the intersections, the global and local bit lines are disposed closer to the substrate than the global word lines.

45. (Original) The MRAM device of claim 37 wherein the coupled global and local bit lines run parallel one another.

46. (Original) The MRAM device of claim 37 wherein the coupled global and local bit lines run one above another.

47. (Original) The MRAM device of claim 37 wherein the coupled global and local bit lines are separated by a dielectric layer disposed between the lines.

48. (Original) A method of performing read and write operations in a magnetoresistive random access memory (MRAM) device, comprising:

segmenting a global bit line using a plurality of local bit lines, a plurality of switches, and a plurality of select lines, each select line having a first terminal coupled to a control input of one of the switches, wherein each local bit line is coupled to at least one MRAM cell, each switch connects a global bit line to at least one local bit line or disconnects the global bit line from the at least one bit local line;

setting, during a read operation, the switches to connect the local bit line coupled to the selected MRAM cell and to disconnect the global bit line from the local bit lines other than that local bit line; and

setting, during a write operation, the switches to disconnect the global bit line from the local bit lines coupled to the non-selected MRAM cells.

49. (Currently Amended) The method of claim ~~47~~ 48 wherein the switches are controlled using a controller of the read and write operations coupled to second terminals of the select lines.